Presentation
PDRC: Package Design Rule Checking via GPU-Accelerated Geometric Intersection Algorithms for Non-Manhattan Geometry
DescriptionWith the emergence of chiplet technology, the scale of IC packaging design has been steadily increasing, making the utilization of traditional design rule checking (DRC) methods more time-consuming. In this paper, we propose PDRC, a package-level design rule checker for non-manhattan geometry with GPU acceleration.
PDRC employs hierarchical interval lists within an iterative parallel sweepline framework to implement the geometric intersection algorithm, thereby finishing design rule checking tasks.
Experimental results have demonstrated 30 - 50 times speedup achieved by PDRC
compared with two CPU-based checkers.
PDRC employs hierarchical interval lists within an iterative parallel sweepline framework to implement the geometric intersection algorithm, thereby finishing design rule checking tasks.
Experimental results have demonstrated 30 - 50 times speedup achieved by PDRC
compared with two CPU-based checkers.
Event Type
Research Manuscript
TimeThursday, June 273:00pm - 3:15pm PDT
Location3004, 3rd Floor
EDA
Physical Design and Verification