BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:3004\, 3rd Floor
DTSTART;TZID=America/Los_Angeles:20240627T113000
DTEND;TZID=America/Los_Angeles:20240627T114500
UID:dac_DAC 2024_sess135_RESEARCH1459@linklings.com
SUMMARY:Symbolic Quick Error Detection by Semantically Equivalent Program 
 Execution
DESCRIPTION:Research Manuscript\n\nYufeng Li, Qiusong Yang, Yiwei Ci, and 
 Enyuan Tian (Institute of Software, Chinese Academy of Sciences)\n\nSymbol
 ic quick error detection (SQED) has greatly improved efficiency in formal 
 chip verification. However, it has a limitation in detecting single-instru
 ction bugs due to its reliance on the self-consistency property. To addres
 s this, we propose a new variant called symbolic quick error detection by 
 semantically equivalent program execution (SEPE-SQED), which utilizes prog
 ram synthesis techniques to find sequences with equivalent meanings to ori
 ginal instructions. SEPE-SQED effectively detects single-instruction bugs 
 by differentiating their impact on the original instruction and its semant
 ically equivalent program (instruction sequence). To manage the search spa
 ce associated with program synthesis, we introduce the CEGIS based on the 
 highest priority first algorithm. The experimental results show that our p
 roposed CEGIS approach improves the speed of generating the desired set of
  equivalent programs by 50% in time compared to previous methods. Compared
  to SQED, SEPE-SQED offers a wider variety of instruction combinations and
  can provide a shorter trace for triggering bugs in certain scenarios.\n\n
 Topic: EDA\n\nKeyword: Design Verification and Validation\n\nSession Chair
 : Nan Wu (University of California, Santa Barbara)
END:VEVENT
END:VCALENDAR
