BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180033Z
LOCATION:3012\, 3rd Floor
DTSTART;TZID=America/Los_Angeles:20240626T154500
DTEND;TZID=America/Los_Angeles:20240626T160000
UID:dac_DAC 2024_sess154_RESEARCH1677@linklings.com
SUMMARY:GATE-SiP: Enabling Authenticated Encryption Testing in Systems-in-
 Package
DESCRIPTION:Research Manuscript\n\nGALIB IBNE HAIDAR, Kimia Zamiri Azar, H
 adi Mardani Kamali, Mark Tehranipoor, and Farimah Farahmandi (University o
 f Florida)\n\nA heterogeneous integrated system in package (SIP) system in
 tegrates chiplets outsourced from different vendors into the same substrat
 e for better performance. However, during post-integration testing, the se
 nsitive testing data designated for a specific chiplet can be blocked, tam
 pered or sniffed by other malicious chiplets. This paper proposes GATE-SiP
  which is an authenticated partial encryption protocol to enable secure te
 sting. Within GATE-SiP, the sensitive testing pattern will only be sent to
  the authenticated chiplet. In addition, partial encryption of the sensiti
 ve data prevents data sniff threats without causing significant penalties 
 on timing overhead. Extensive simulation results show the GATE-SiP protoco
 l only brings 6.74% and 14.31% on area and timing overhead, respectively.\
 n\nTopic: Security\n\nKeyword: Hardware Security: Primitives, Architecture
 , Design & Test\n\nSession Chair: Dean Sullivan (University of New Hampshi
 re)
END:VEVENT
END:VCALENDAR