BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180033Z
LOCATION:2010\, 2nd Floor
DTSTART;TZID=America/Los_Angeles:20240625T141500
DTEND;TZID=America/Los_Angeles:20240625T143000
UID:dac_DAC 2024_sess191_FED091@linklings.com
SUMMARY:A Distributed Co-Simulation Environment and its Application in HW-
 FW Verification
DESCRIPTION:Front-End Design\n\nNitin Pundir, Pretty Jacob, Arun Joseph, V
 iresh Paruthi, Sandeep Korrapati, Ali El-Zein, Zoltan Hidvegi, and Bodo Ho
 ppe (IBM)\n\nIn this talk, we present Cross Testbench (XTB), a distributed
  co-simulation environment that enables co-simulation across two simulatio
 n approaches, event-driven and cycle-based. Event-driven and cycle-based s
 imulation are two commonly utilized verification approaches in the industr
 y. The former takes into account delays and timings, is versatile, and wor
 ks well with asynchronous systems, which makes it ideal for achieving high
 ly accurate simulations. However, simulation speed depends on the model si
 ze and activity, making it slower for large designs. Whereas, cycle simula
 tion is faster, scales better, and supports hardware acceleration, but doe
 s not include timing information, which makes it more suitable for large d
 esigns such as server microprocessors. Each approach has distinct benefits
 , and leveraging both ensures reliable and precise verification while main
 taining rapid execution and extensive test coverage. We leveraged XTB to a
 chieve chip-level verification allowing for interplay between parts of the
  design which were required to be simulated with event simulation (such as
  vendor delivered Verification IPs for physical parts), and the rest of it
  which utilized cycle simulation to achieve high throughput. We highlight 
 the successful usage of XTB to verify IBM's memory buffer chip which integ
 rates external IPs such as DDR5 and PCIe. In addition, we outline XTBs cap
 ability to save and restart in a distributed co-simulation to significantl
 y improve performance in a production environment.\n\nTopic: Design, Engin
 eering Tracks, Front-End Design\n\nSession Chair: Dave Rich (Siemens)
END:VEVENT
END:VCALENDAR