BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180033Z
LOCATION:Level 2 Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20240624T170000
DTEND;TZID=America/Los_Angeles:20240624T180000
UID:dac_DAC 2024_sess232_ETPOST113@linklings.com
SUMMARY:Programmable IO Ring Builder and checker
DESCRIPTION:Engineering Track Poster\n\nManoj Kumar (Synopsys India Pvt. L
 td.) and Anurag Mittal, Praveen Jakki, Avinash Gupta, Priyanshi Jain, and 
 Priyanka Goel (Synopsys)\n\nIO Ring is a key factor for any SoC Design. It
  consists of some specified cells which need to adhere to all the Integrat
 ion Guidelines mentioned in the library databooks. Building an IO Ring is 
 a bit challenging task for SoC designers. The designer needs to build the 
 Ring manually with all required cells and rules.\nDesigner needs to valida
 te the IO ring for all the Integration guidelines.\n\nThe proposed Program
 mable IO Ring Builder and Checker [PRBC] tool establishes the automated IO
  RING, incorporating necessary cells and adhering to integration guideline
 s with inbuilt validation.\n\nThe detailed workflow of the tool is describ
 ed which includes Input details, cell placement strategy, and the validate
 d output sections.\n\nThe tool gives a unique advantage to SOC designers a
 s it not only reduces the cycle time of IO ring development but also compl
 ies with all the IO integration rules.\n\nTopic: Back-End Design, Embedded
  Systems, Front-End Design, IP
END:VEVENT
END:VCALENDAR