BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:Level 2 Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20240624T170000
DTEND;TZID=America/Los_Angeles:20240624T180000
UID:dac_DAC 2024_sess232_ETPOST143@linklings.com
SUMMARY:Noise Fixup: Finding and Fixing Noise Problems ( Chop and Swap )
DESCRIPTION:Engineering Track Poster\n\nAdam Matheny (IBM)\n\nChop and Swa
 p methodology was architected for noise mitigation that saved\nmultiple de
 signers weeks of manual chip integration work in a project.\nWhen a noise 
 event happens, the closer the aggressor and victim wires are, the\nmore no
 ise coupling occurs, causing NIOT (Noise Impact on Timing) or NIOF\n(Noise
  Impact on Function) fails. Chop and Swap methodology identifies long\npar
 allel lines between aggressor and victim wires, then chops the wire into p
 ieces\nand moves them further away from each other. Chop and Swap carefull
 y\noptimizes the location of the wire so that it not only reduces NIOF fai
 ls by 10x, but\nalso improves timing most of the time. Chop and Swap was u
 sed to solve 10s of\nthousands of NIOF fails overnight in our latest proje
 ct. Prior to automation these\nfails were addressed manually, requiring se
 veral integrators working several\nweeks.\nThis work provides tremendous p
 roductivity and turn-around-time (TAT) boost in a\nmodern complex chip-lev
 el design.\n\nTopic: Back-End Design, Embedded Systems, Front-End Design, 
 IP
END:VEVENT
END:VCALENDAR