BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180033Z
LOCATION:Level 2 Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20240625T170000
DTEND;TZID=America/Los_Angeles:20240625T180000
UID:dac_DAC 2024_sess233_ETPOST152@linklings.com
SUMMARY:Implementing World's First Fully Integrated SoC Solution For Direc
 t-To-Satellite IoT Connectivity
DESCRIPTION:Engineering Track Poster\n\nSushanta Sarmah (Orca Radio System
 s Pvt Ltd) and Alpesh Kothari and Raghu Ram Gude (Siemens)\n\nThis paper e
 xplores some of the challenges encountered during the digital implementati
 on of the world's first fully integrated SoC solution for Direct-to-Satell
 ite IoT connectivity chip. The chip is a mix of analog and digital section
 s and was implemented in GF 22nm process node. Due to the stringent applic
 ation requirements, the digital design involved special planning of the po
 wer grid to address IR, and a macro placement to support an odd shape bloc
 k. Moreover, very tight clock latency was required to meet the timing metr
 ics.  Careful considerations to the  floorplanning became important to mit
 igate congestion, especially with the limited number of metal layers and t
 he special power grid.  The engineering team had to meet a tight tapeout t
 imeline, which meant there was not a lot of time to do full-flow iteration
 s.  We had to focus on choosing the optimal floorplan  with P&R results at
  the placement stage, and therefore finding a tool that correlated very we
 ll between post placement, post route and signoff, was key to drive this p
 roject to completion.\n\nTopic: Back-End Design, Embedded Systems, Front-E
 nd Design, IP
END:VEVENT
END:VCALENDAR
