BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:Level 2 Lobby
DTSTART;TZID=America/Los_Angeles:20240626T180000
DTEND;TZID=America/Los_Angeles:20240626T190000
UID:dac_DAC 2024_sess237_RESEARCH162@linklings.com
SUMMARY:HRing: A Hierarchical Ring Design Method for Wavelength-Routed Opt
 ical Networks-on-Chip
DESCRIPTION:Work-in-Progress Poster\n\nZhidan Zheng, Meng Lian, Mengchu Li
 , Tsun-Ming Tseng, and Ulf Schlichtmann (Technical University of Munich)\n
 \nWavelength-routed optical networks-on-chip (WRONoCs) attract ever-increa
 sing attention for supporting high-speed communications with low power and
  latency. Among all WRONoC routers, optical ring routers attract much inte
 rest for their simple structures. However, current designs of ring routers
 \nhave overlooked the customization problem. When adapting to applications
  that have specific communication requirements, current designs suffer hig
 h propagation loss caused by long worst-case signal paths and high splitte
 r usage in power distribution networks (PDN). To address those problems, w
 e propose a novel customization method, Hierarchical Ring (HRing), to synt
 hesize application-specific ring routers. Instead of sequentially connecti
 ng all nodes, we cluster the nodes and connect them with sub-ring waveguid
 es to reduce the path length. Besides, we propose a mixed integer linear p
 rogramming model for wavelength assignment to reduce the number of PDN spl
 itters. We compare HRing to three state-of-the-art ring router design meth
 ods for six applications. Experimental results show that HRing can greatly
  reduce the length of the longest signal path, the worst-case insertion lo
 ss,\nand the number of splitters in the PDN, which contributes to a signif
 icant improvement in power efficiency.\n\nTopic: AI, Autonomous Systems, C
 loud, Design, EDA, Embedded Systems, IP, Security
END:VEVENT
END:VCALENDAR