BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:Level 2 Lobby
DTSTART;TZID=America/Los_Angeles:20240626T180000
DTEND;TZID=America/Los_Angeles:20240626T190000
UID:dac_DAC 2024_sess256_LBR105@linklings.com
SUMMARY:Late Breaking Results: Wiring Reduction for Field-coupled Nanotech
 nologies
DESCRIPTION:Late Breaking Results Poster\n\nSimon Hofmann, Marcel Walter, 
 and Robert Wille (Technical University of Munich)\n\nThe emergence of Fiel
 d-coupled Nanocomputing (FCN) as a green and atomically-sized post-CMOS te
 chnology introduces a unique challenge for the development of physical des
 ign methods: unlike conventional computing, wire segments in FCN entail th
 e same area and delay costs as standard gates. Hence, it is imperative to 
 reconsider physical design strategies tailored for FCN to effectively addr
 ess this distinctive characteristic. This paper unveils a recent breakthro
 ugh in minimizing the number of wire segments by an average of 20.13%, whi
 ch, due to the high wire cost, also leads to an average decrease of 34.10%
  in area and 19.84% in critical path length.
END:VEVENT
END:VCALENDAR