BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:Level 2 Lobby
DTSTART;TZID=America/Los_Angeles:20240626T180000
DTEND;TZID=America/Los_Angeles:20240626T190000
UID:dac_DAC 2024_sess256_LBR109@linklings.com
SUMMARY:Late Breaking Results: Modern Automatic PCB Placement with Complex
  Constraints
DESCRIPTION:Late Breaking Results Poster\n\nChien-Hao Tsou, Sheng-Yah Lin,
  Wei-Chen Hung, and Yao-Wen Chang (National Taiwan University)\n\nExisting
  printed circuit board (PCB) placement often fails to address complex cons
 traints (e.g., diverse wire widths and intricate spacing rules) arising fr
 om heterogeneous components in modern designs. Manual placement requires e
 xpertise and is time-consuming. Thus, automated PCB placement is desired f
 or large-scale, complex designs considering irregular component shapes, cl
 earance conditions, wire areas, power circuit flow, and routability. This 
 paper proposes an efficient force-directed global placement followed by le
 galization to handle these constraints. We derive power circuit anchor poi
 nts to guide global placement to consider the power circuit flow and prese
 nt a simulated annealing-based pad alignment method to handle complex spac
 ing constraints.  After global placement, we perform window-based legaliza
 tion to remove component overlaps considering various constraints. Experim
 ental results show our placer's superior routability and efficiency with c
 omp
END:VEVENT
END:VCALENDAR