BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180033Z
LOCATION:Level 2 Lobby
DTSTART;TZID=America/Los_Angeles:20240626T180000
DTEND;TZID=America/Los_Angeles:20240626T190000
UID:dac_DAC 2024_sess256_LBR113@linklings.com
SUMMARY:Mixed-Cell-Height Detailed Placement under Multi-Cell Spacing Cons
 traints
DESCRIPTION:Late Breaking Results Poster\n\nBenchao Zhu (Fudan University)
 , Zheng Zeng (Fuzhou University), and Jianli Chen (Fudan University)\n\nAs
  technology scales down, multi-cell spacing constraints are imposed by mod
 ern circuit designs. In this paper, we propose a detailed placement algori
 thm considering multi-cell spacing constraints. First, an SAT-based multi-
 cell spacing violation reduction method is presented to reduce the number 
 of violations with minimum displacement. Then, a window-based violation-el
 iminating method is adopted to resolve all the remaining violations. Final
 ly, we refine the placement result with ILP to reduce the cell displacemen
 t. Compared with the state-of-the-art work, experimental results show that
  our algorithm achieves a 19\% improvement in displacement and a 39\% redu
 ction in runtime.
END:VEVENT
END:VCALENDAR