BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240626T180034Z
LOCATION:Level 2 Lobby
DTSTART;TZID=America/Los_Angeles:20240626T180000
DTEND;TZID=America/Los_Angeles:20240626T190000
UID:dac_DAC 2024_sess256_LBR114@linklings.com
SUMMARY:Late Breaking Results: Language-level QoR modeling for High-Level 
 Synthesis
DESCRIPTION:Late Breaking Results Poster\n\nDimosthenis Masouros and Aggel
 os Ferikoglou (National Technical University of Athens), Georgios Zervakis
  (University of Patras), and Sotirios Xydia and Dimitrios Soudris (Nationa
 l Technical University of Athens)\n\nThis paper proposes a language-level 
 modeling approach for HLS based on the state-of-the-art Transformer archit
 ecture. Our approach estimates the performance and resource requirements o
 f HLS applications directly from the source code when different synthesis 
 directives, in terms of HLS directives, are applied. Results show that the
  proposed architecture achieves 96.02% accuracy for predicting the feasibi
 lity class of applications and an average of 0.95 and 0.91 R^2 scores for 
 predicting the actual performance and required resources, respectively.
END:VEVENT
END:VCALENDAR