Close

Presenter

Georgios Tzimpragos
University of Michigan
Presentations
Research Manuscript
Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
EDA
RTL/Logic Level and High-level Synthesis
Chair of Sessions
Research Manuscript
Accelerators and Cache Memories Meet Heterogeneous Architectures
Design
SoC, Heterogeneous, and Reconfigurable Architectures