Presentation
Voronoi Diagram-based Multiple Power Plane Generation on Redistribution Layers in 3D ICs
DescriptionIn three-dimensional integrated circuits, the interconnection design among chiplets on redistribution layers (RDLs) is crucial for achieving high-performance computing systems. To optimize the inter-chip connections, most of the previous works focused on automatic signal net routing and pin assignment. The power net routing, or the power plane generation, is still a manual and time-consuming task, especially when generating the power planes of more than ten power supplies on a limited number of RDLs. This paper proposes a novel Voronoi diagram-based multiple power plane generation methodology which simultaneously optimizes the power planes of all power nets by utilizing the white space of given RDLs, while considering the signal routing blockages, power integrity, and complex design rules. Experimental results show that the proposed approach can achieve not only optimal area utilization but also the best power integrity in terms of the total number of redundant vias.
Event Type
Research Manuscript
TimeWednesday, June 264:45pm - 5:00pm PDT
Location3008, 3rd Floor
EDA
Design Methodologies for System-on-Chip and 3D/2.5D System-in-Package