Close

Presenter

Rahul Sai T Govindaswamy
Google
Presentations
Engineering Track Poster
Solving the antenna debug challenge in physical design verification
Back-End Design
Embedded Systems
Front-End Design
IP
Engineering Track Poster
Overcoming the Growing Challenge of IR Drop by Effective Power Grid Enhancement during Chip Finishing
Back-End Design
Embedded Systems
Front-End Design
IP
Engineering Track Poster
The Designer's Superpower! Early Circuit Verification with Calibre nmLVS Recon
Back-End Design
Embedded Systems
Front-End Design
IP