Close

Presenter

Amit Jangra
Ansys
Presentations
Engineering Track Poster
Novel Way of Checking and Analyzing Peak to Peak Voltage Variation Challenges for High Computational Multiprocessors SOC
Back-End Design
Embedded Systems
Front-End Design
IP
Engineering Track Poster
A Closed Loop IR and Timing Comprehensive Co-Signoff Methodology
Back-End Design
Embedded Systems
Front-End Design
IP
Engineering Track Poster
Achieving High Local Noise Coverage in Dynamic EMIR Analysis using SigmaDVD
Back-End Design
Embedded Systems
Front-End Design
IP
Engineering Track Poster
Redefining Hierarchical Power Integrity signoff for Ultra-Large System-on-Chips
Back-End Design
Embedded Systems
Front-End Design
IP