Session
Advanced Logic Synthesis - Improving Runtime and Quality
Session Chairs
DescriptionThis session includes six advanced logic synthesis works in addressing fundamental challenges of runtime efficiency and handling complex optimization objectives. The first two papers focus on high-performance parallel DAG-aware logic synthesis, exploring both GPU and CPU parallelism. The third and fourth presentations introduce and merge synthesis techniques in circuit-level architecture optimization, showcasing parallel prefix circuit design and pipelining. The fifth and sixth papers present novel formal methods, including Satisfiability and e-graphs, based on logic synthesis approaches to tackle complex optimization objectives in the conventional logic synthesis process.
Event TypeResearch Manuscript
TimeTuesday, June 251:30pm - 3:00pm PDT
Location3004, 3rd Floor
EDA
RTL/Logic Level and High-level Synthesis
Presentations
1:30pm - 1:45pm PDT | Massively Parallel AIG Resubstitution | |
1:45pm - 2:00pm PDT | DACPara: A Divide-and-Conquer Parallel Approach for High-Quality Logic Rewriting in Large-Scale Circuits | |
2:00pm - 2:15pm PDT | Size-Optimized Depth-Constrained Large Parallel Prefix Circuits | |
2:15pm - 2:30pm PDT | Revisiting Automatic Pipelining: Gate-level Forwarding and Speculation | |
2:30pm - 2:45pm PDT | E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis | |
2:45pm - 3:00pm PDT | PONO: Power Optimization with Near Optimal SMT-based Sub-circuit Generation |